Category Archives: FPGA Design

Intel Ships First 10nm Agilex FPGAs

02/09/2019, hardwarebee

August 30, 2019 — Intel today announced that it has begun shipments of the first Intel® Agilex® field programmable gate arrays (FPGAs) to early access program customers. Participants in the early access program include Colorado Engineering Inc., Mantaro Networks, Microsoft and Silicom. These customers are using Agilex FPGAs to develop advanced

Xilinx Announces the World’s Largest FPGA Featuring 9 Million System Logic Cells

22/08/2019, hardwarebee

Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive and intelligent computing, today announced the expansion of its 16 nanometer (nm) Virtex® UltraScale+™ family to now include the world’s largest FPGA — the Virtex UltraScale+ VU19P. With 35 billion transistors, the VU19P provides the highest logic density and I/O count on

A Practical Guide to FPGA Programming

21/08/2019, hardwarebee

This tutorial outlines the development flow for FPGA programming and presents a simplified example to elaborate FPGA programming in real life. The example is based on Intel’s development board that consists of analog-to-digital converters (ADC) and digital-to-analog converter (DAC).
 
In this FPGA programming tutorial we will create a simple

Behavioral Simulation in FPGAs

16/08/2019, hardwarebee

An FPGA simulation can roughly be defined as an attempt to imitate or recreate the execution of a design or the operation of a system in an artificially produced environment. The simulation uses a model that is extremely close to or almost the same as the actual subject at question.

Introduction to FPGA Timing Simulation

09/08/2019, hardwarebee

The use of predictive technology in the field of electronics is becoming ever so prevalent as it helps identify any flaws in the FPGA design early in the process as well as gives the user the opportunity to visualize their design in real time, with all of its functionality and

Metastability in FPGAs

06/08/2019, hardwarebee

Metastability in FPGAs is a state that digital electronics systems can find themselves stuck in for a period of time. Normally, in a circuit employing the use of digital logic, the input signal coming into the circuit and being interpreted needs to either fall as a 1 or a 0.

Understanding FPGA Synthesis

06/08/2019, hardwarebee

Today, the process of FPGA synthesis plays a very integral and crucial role in the creation of FPGAs — ensuring that they work optimally and with high efficiency. FPGA synthesis, as suggested by the name, is a process of converting high level FPGA logic design into gates.
 

 
Read More

Xilinx Hits Milestone with First Customer Shipments of Versal ACAP

18/06/2019, hardwarebee

Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive and intelligent computing, today announced that it has shipped Versal™ AI Core series and Versal Prime series devices to multiple tier one customers through the company’s early access program. Versal is the industry’s first adaptive compute acceleration platform (ACAP), a revolutionary new

Logic Design Solutions Introduces the first NVMe Host IP on PolarFire FPGA

11/06/2019, hardwarebee

France, Gournay sur Marne — June 11th 2019 – Logic Design Solutions (LDS) extends its portfolio of NVME-HOST IPs with the first NVME-HOST IP on POLARFIRE FPGA which enables designers to address specific market in embedded recording domain.
 
Higher performance
 
MVMe disks can manage several PCIe links, which allows them

FPGA Power-On-Reset Design and Implementation

08/06/2019, hardwarebee

Power-On Reset is an electronic circuit that generates a reset pulse, which sets the entire design to an initial and well-known state after the power supply is detected. In Vivado the Xilinx’s Processor System Reset LogiCORE IP provides this functionality.

If a synchronous reset is executed at system