304 Views

Synthesis

16/12/2018, hardwarebee

Process of creating a netlist from a design described using VHDL or Verlog. Synthesis is one of the steps in ASIC or FPGA design flow.

Recent Stories